

FIG.1

FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14

MCDD




FIG.15

MCD




FIG.16




FIG.17




FIG.18




FIG.19




FIG.20




FIG.21




FIG.22




FIG.23




FIG.24




FIG.25




FIG.26




FIG.27




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34




FIG.35




FIG.36




FIG.37




FIG.38





FIG.39






FIG.40

FIG.41




FIG.42

DWWL1

DWWL2

Ip

DCS

CU3("1")

CU1("1")

BL1

CU2("0")

BLP1

CU4("0")




FIG.4

FIG.44




FIG.45




FIG.46




FIG.47





FIG.48



RWL1 WWL1 CU1("1")

/DB CU2("0")

Vss

FIG.50A




FIG.50B





FIG.51






FIG.52

FIG.53





FIG.54






FIG.55

DMCe

FIG.56




FIG.57




FIG.58




FIG.59




FIG.60




FIG.61




FIG.62




FIG.63




FIG.64




FIG.65




FIG.66 PRIOR ART




FIG.67 PRIOR ART




FIG.68 PRIOR ART




FIG.69 PRIOR ART

